jaehyunkang commited on
Commit
d67fc64
·
verified ·
1 Parent(s): 12fbfe1

Fix VLM backbone path: local /data/taeyoung/... -> RLWRLD/RLDX-1-VLM (align with other checkpoints)

Browse files
Files changed (2) hide show
  1. config.json +1 -1
  2. processor/processor_config.json +2 -2
config.json CHANGED
@@ -74,7 +74,7 @@
74
  "use_causal_attn": true,
75
  "use_rope": true
76
  },
77
- "model_name": "/data/taeyoung/models/RLDX-1-VLM",
78
  "model_revision": null,
79
  "model_type": "RLDX-1",
80
  "n_cog_tokens": 64,
 
74
  "use_causal_attn": true,
75
  "use_rope": true
76
  },
77
+ "model_name": "RLWRLD/RLDX-1-VLM",
78
  "model_revision": null,
79
  "model_type": "RLDX-1",
80
  "n_cog_tokens": 64,
processor/processor_config.json CHANGED
@@ -2858,7 +2858,7 @@
2858
  "saturation": 0.5,
2859
  "hue": 0.08
2860
  },
2861
- "model_name": "/data/taeyoung/models/RLDX-1-VLM",
2862
  "model_type": "vtc_qwen3_vl",
2863
  "formalize_language": true,
2864
  "max_state_dim": 64,
@@ -2875,4 +2875,4 @@
2875
  "physics_dims": null,
2876
  "conversation_image_first": false
2877
  }
2878
- }
 
2858
  "saturation": 0.5,
2859
  "hue": 0.08
2860
  },
2861
+ "model_name": "RLWRLD/RLDX-1-VLM",
2862
  "model_type": "vtc_qwen3_vl",
2863
  "formalize_language": true,
2864
  "max_state_dim": 64,
 
2875
  "physics_dims": null,
2876
  "conversation_image_first": false
2877
  }
2878
+ }